Renesas Electronics /R7FA6M1AD /QSPI /SFMSMD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SFMSMD

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (000)SFMRM0 (00)SFMSE 0 (0)SFMPFE 0 (0)SFMPAE 0 (0)SFMMD3 0 (0)SFMOEX 0 (0)SFMOHW 0 (0)SFMOSW 0 (0)SFMCCE

SFMCCE=0, SFMPAE=0, SFMOEX=0, SFMOSW=0, SFMMD3=0, SFMSE=00, SFMRM=000, SFMPFE=0, SFMOHW=0

Description

Transfer Mode Control Register

Fields

SFMRM

Serial interface read mode selection

0 (000): Standard Read

1 (001): Fast Read

2 (010): Fast Read Dual Output

3 (011): Fast Read Dual I/O

4 (100): Fast Read Quad Output

5 (101): Fast Read Quad I/O

6 (110): Setting prohibited

7 (111): Setting prohibited

SFMSE

Selection of the prefetch function

0 (00): Does not extend QSSL

1 (01): Extends QSSL by 33*QSPCLK

2 (10): Extends QSSL by 129*QSPCLK

3 (11): Extends QSSL infinitely

SFMPFE

Selection of the prefetch function

0 (0): Disables prefetch

1 (1): Enables prefetch

SFMPAE

Selection of the function for stopping prefetch at locations other than on byte boundaries

0 (0): Disables prefetch stopping at locations other than on byte boundaries

1 (1): Enables prefetch stopping at locations other than on byte boundaries

SFMMD3

SPI mode selection. An initial value is determined by input to CFGMD3.

0 (0): SPI mode 0

1 (1): SPI mode 3

SFMOEX

Extension of the I/O buffer output enable signal for the serial interface

0 (0): Does not extend the output enable signal

1 (1): Extends the output enable signal by 1*QSPCLK

SFMOHW

Hold time adjustment for serial transmission

0 (0): Does not extend the high-level width of SCK at transmission time

1 (1): Extends the high-level width of SCK by 1*PCLKA at transmission time

SFMOSW

Setup time adjustment for serial transmission

0 (0): Does not extend the low-level width of SCK at transmission time

1 (1): Extends the low-level width of SCK by 1*PCLKA at transmission time

SFMCCE

Read instruction code selection.

0 (0): Default instruction code set for each instruction

1 (1): Instruction code written in the SFMSIC register

Links

()